

ABSTRACT

A linear time-driver circuit is provided that consumes low space on-chip. The time-driver circuit is based upon the small capacitor charge of the merged region of a 5V tolerant  
5 cascaded NMOS device, a single gate device and a zener diode.